



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/689,617	10/22/2003	Satoru Okamoto	12732-170001	4799
26171	7590	11/13/2007		
FISH & RICHARDSON P.C. P.O. BOX 1022 MINNEAPOLIS, MN 55440-1022			EXAMINER DAHIMENE, MAHMOUD	
			ART UNIT 1792	PAPER NUMBER
			MAIL DATE 11/13/2007	DELIVERY MODE PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

<b>Office Action Summary</b>	<b>Application No.</b> 10/689,617	<b>Applicant(s)</b> OKAMOTO, SATORU	
	<b>Examiner</b> Mahmoud Dahimene	<b>Art Unit</b> 1792	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 31 August 2007.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-95 is/are pending in the application.  
4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☒ Claim(s) 85-95 is/are allowed.
- 6) ☒ Claim(s) 1-84 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
a) ☒ All b) ☐ Some \* c) ☐ None of:
- ☒ Certified copies of the priority documents have been received.
  - ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)                                | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                       | 5) <input type="checkbox"/> Notice of Informal Patent Application                       |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____  |

## DETAILED ACTION

### ***Claim Rejections - 35 USC § 103***

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. Claim 1-7,57-84 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chow et al. (US 6,872,322) in view of Lui et al. (US 6,566,270), Wolf (Silicon Processing for the VLSI Era, Volume 4- Deep Submicron Process Technology, Lattice Press, 2002, page 11) and Ye et al (US 5,756,400) and Nakajima et al. (2002/0053674).

Regarding claim 1, Chow discloses a method for cleaning a chamber with a plasma including the steps of: forming a polysilicon/semiconductor film over a substrate and a tungsten silicide /conductive layer over the semiconductor film (col 11, lines 1-3); filling a chamber with Cl<sub>2</sub> and generating plasma from the Cl<sub>2</sub> to clean the chamber (col 11, lines 35-42); placing the wafer/substrate with the polysilicon/semiconductor film and a tungsten silicide/conductive layer in the chamber being cleaned with added cleaning gas/cleaned chamber to etch the conductive film in the cleaned chamber by repeating the etching steps (col 10, lines 52-57; col 11, lines 1-20; fig. 3).

Chow discloses forming a silicon oxide layer under the polysilicon and tungsten layers (col 8, lines 15-17). The oxide layer of Chow is a gate oxide deposited on top of a semiconductor film which forms the channel underneath the gate, as anyone with

ordinary skill in the art would know that the semiconducting channel is formed on a "first" substrate. It is noted that Chow is silent about the formation of the transistor channel including the oxide layer being deposited on a conductive layer, however Wolf teaches p-wells or n-wells are conventionally used in device formation see figure 1-7 of Wolf (page 11). One of ordinary skill in the art would have been motivated to use p-wells or n-wells in order to form a twin-well CMOS structure as suggested by Wolf.

Chow discloses the use of dummy wafers/substrates for seasoning the chamber, however, It is noted that Chow is silent about using a second substrate which is not to form a device (conventionally known as a dummy substrate) for cleaning the chamber.

Lui discloses dummy substrates are conventionally used for etch chamber cleaning (column 1, line 33).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the process of Chow to use a dummy substrate because dummy substrates are conventionally used for etch chamber cleaning. One of ordinary skill in the art would have been motivated to use a dummy substrate in order to decouple the process of chamber cleaning from the process of etching when the substrate is sensitive to the cleaning byproducts. One of ordinary skill in the art would have been motivated to modify the method of Chow by performing cleaning independently of the etching step when the cleaning process result in undesirable effects on the substrate such as contamination or uncontrollable etch, the method of Chow could obviously be extended to process more delicate substrates, by performing

Art Unit: 1792

independent etch and clean steps. Lui teaches cleaning the chamber using a dummy wafer on the chuck while cleaning.

Applicant does not specify what specific kind of etching is performed, it would appear that the chamber cleaning procedure and the etch step of Chow would be effective regardless of whether an insulating layer is present under the conducting layer or not, etching is usually performed on the topmost layer. It would also appear obvious to one of ordinary skill in the art at the time the invention was made that the sequence of layers positioned below the topmost layers of conductive films would not affect the chamber cleaning step since those layers are not exposed to the cleaning environment. Chow teaches the general concept of chamber cleaning for the purpose of increasing etch selectivity by reducing the concentration of unwanted species released from deposits on the chamber walls from a previous etch process performed within the same chamber.

It is noted that Chow fails to disclose cleaning includes removing BO<sub>x</sub> from an inner surface of the chamber

Ye discloses a method for cleaning a plasma etching apparatus comprising a step of cleaning an inner surface of a chamber with chlorine containing gas to remove BO<sub>x</sub> (Table 1 )

Since Chow is directed to a step of cleaning a chamber using chlorine containing gas, one skilled in the art at the time the invention was made would have found it obvious to employ Chow cleaning step to remove BO<sub>x</sub> from an inner surface of the chamber in view of Ye teaching because Ye discloses that the concept of using the

Art Unit: 1792

halogenated gas mixture to remove by-products is applicable to semiconductor processing chambers in general (col 6, lines 40-45)

It is noted that Chow is silent about cleaning the chamber between a first shape etching and a second shape etching. Nakajima teaches two step etching of conductive layers is conventionally performed on semiconductor devices (paragraph 0021).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the process of Chow to clean the chamber after any etching step including a first shape etching and a second shape etching because Chow teaches cleaning after etching is desirable. One of ordinary skill in the art would have been motivated to clean after each etching step in order to avoid accumulation of contaminants on the chamber walls.

Regarding claim 2, Chow discloses using an ICP etching method (col 6, lines 35-40)

Regarding claim 3, Chow discloses that the fluorine gas is  $\text{CF}_4$  (col 9, lines 37-40),

As to claim 4, it is noted that Chow is silent about a glass or quartz dummy wafer for the cleaning step, however, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the process of Chow to use a dummy substrate made of any material including glass or quartz which is compatible with the chamber and process chemistry because a dummy wafer is used only during cleaning. One of ordinary skill in the art would have been motivated to use glass or quartz in order to prevent introducing impurities in the chamber since glass or quartz ( $\text{SiO}_2$ ) is

Art Unit: 1792

conventionally used as a material for material fill or gate material, also quartz is resistant to the cleaning chemistry, and glass or quartz wafers are readily available as dummy wafers.

Regarding claims 5, Chow discloses adding oxygen gas to the cleaning plasma (col 9, lines 37-40), and cites "The present process allows etching of one or more layers on a substrate 25 and simultaneous cleaning of the plasma etching chamber 30 in which the etching process is performed, without stopping the etching process. In one or more of the etch process stages, a cleaning gas is added to the etchant gas in a volumetric ratio selected so that the etching residue formed in any one of the etching stages; or the residue formed in all of the etching stages is substantially entirely removed during the etching process. The etchant gas comprises one or more of Cl.sub.2, N.sub.2, O.sub.2, HBr, or He--O.sub.2 ; and the cleaning gas comprises one or more of NF.sub.3, CF.sub.4, or SF.sub.6. It has been discovered that combinations of these gases provide unique and unexpected etching and cleaning properties" (column 9, lines 1-14). Chow teaches that it has been discovered that combinations of these gases provide unique and unexpected etching and cleaning properties, it would have been obvious to one of ordinary skill in the art at the time the invention was made to remove the etching component of the gas mixture during cleaning step while keeping the cleaning component of the gas mixture.

As to claim 7, fig. 1d of Chow shows an island shaped semiconductor structure is formed.

As to claim 6, quartz is a well known material used in etch chambers. Chow discloses The enclosed chamber 30 has sidewalls 45 and a bottom wall 50 fabricated from any one of a variety of materials including metals, ceramics, glasses, polymers, and composite materials (column 5, line 25). Glasses include quartz.

***Claim Rejections - 35 USC § 103***

3. Claims 15-19, 21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chow et al. (US 6,872,322) in view of Lui et al. (US 6,566,270), Nakajima et al. (2002/0053674) and Wolf (Silicon Processing for the VLSI Era, Volume 4- Deep Submicron Process Technology, Lattice Press, 2002, page 11).

The references of Chow, Lui and Wolf have been discussed above.

Chow discloses a method for cleaning a plasma etching chamber comprising the steps of:

placing a substrate having a conductive film of tungsten silicide within a chamber (col 11, lines 1-3),

cleaning the chamber with a plasma generated from Cl<sub>2</sub>, etching the conductive film within the cleaned chamber by repeating the etching step (col 10, lines 52-57; col 11, lines 1-20; fig. 3), Chow discloses that the fluorine gas is CF<sub>4</sub> (col 9, lines 37-40)

Chow discloses forming a silicon oxide layer under the polysilicon and tungsten layers (col 8, lines 15-17).

Chow discloses forming a silicon oxide layer under the polysilicon and tungsten layers (col 8, lines 15-17). The oxide layer of Chow is a gate oxide deposited on top of a



semiconductor film which forms the channel underneath the gate, as anyone with ordinary skill in the art would know that the semiconducting channel is formed on a "first" substrate. It is noted that Chow is silent about the formation of the transistor channel including the oxide layer being deposited on a conductive layer, however Wolf teaches p-wells or n-wells are conventionally used in device formation see figure 1-7 of Wolf (page 11). One of ordinary skill in the art would have been motivated to use p-wells or n-wells in order to form a twin-well CMOS structure as suggested by Wolf.

It is noted that Chow discloses the use of dummy wafers/substrates for seasoning the chamber, however, Chow is silent about using a second substrate which is not to form a device conventionally known as a dummy substrate for cleaning the chamber.

Lui discloses dummy substrates are conventionally used for etch chamber cleaning (column 1, line 33).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the process of Chow to use a dummy substrate because dummy substrates are conventionally used for etch chamber cleaning. One of ordinary skill in the art would have been motivated to use a dummy substrate in order to decouple the processes of chamber cleaning from etching when the substrate is sensitive to the cleaning byproducts. One of ordinary skill in the art would have been motivated to modify the method of Chow by performing cleaning independently of the etching step when the two processes result in undesirable effects on the substrate such as contamination or uncontrollable etch, the method of Chow could obviously be

Art Unit: 1792

extended to process more delicate substrates, by performing independent etch and clean steps.

Applicant does not specify details on the kind of etching performed in applicant's claim 15, it would appear that the chamber cleaning procedure and the etch step of Chow would be effective regardless of whether an insulating layer is present under the conducting layer or not, etching is usually performed on the topmost layer. It would also appear obvious to one of ordinary skill in the art at the time the invention was made that the sequence of layers positioned below the topmost layers of conductive films would not affect the chamber cleaning step since those layers are not exposed to the cleaning environment.

It is noted that Chow is silent about cleaning the chamber between a first shape etching and a second shape etching. Nakajima teaches two step etching of conductive layers is conventionally performed on semiconductor devices (paragraph 0021). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the process of Chow to clean the chamber after any etching step including a first shape etching and a second shape etching because Chow teaches cleaning after etching is desirable. One of ordinary skill in the art would have been motivated to clean after each etching step in order to avoid accumulation of contaminants on the chamber walls.

Regarding claim 16, Chow discloses using an ICP etching method (col 6, lines 35- 40)

Art Unit: 1792

Regarding claim 17, Chow discloses that the fluorine gas is CF<sub>4</sub> (col 9, lines 37-40)

The limitation of claim 18 has been discussed above

Regarding claim 19, Chow discloses adding oxygen gas to the cleaning plasma ( col 9, lines 37-40)

Regarding claim 21, Chow discloses using a etching gas mixture of Cl<sub>2</sub>, SF<sub>6</sub> and oxygen (col 9, lines 36-51)

### ***Claim Rejections - 35 USC § 103***

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 1, 2, 4, 5, 7, 8, 9, 11, 12, 13, are rejected under 35 U.S.C. 103(a) as being unpatentable over Hoefler et al. (US 2003/0222306) in view of Yeh et al. (US 2002/0162827), Nakajima et al. (2002/0053674) and Ye et al (US 5,756,400).

Regarding Claims 1, 2, 5, 7, 8, 9, 11, 12, Hoefler discloses a method for manufacturing a semiconductor device, the method comprising: forming a semiconductor film (18) over a first substrate; forming an insulating film (32) over the semiconductor film; forming a conductive film (34) over the semiconductor insulating film; the conductive layer is etched (figure 4 to figure 5).

It is noted Hoefler is silent about cleaning a chamber, the cleaning including comprising: placing a second substrate in the chamber, wherein said second substrate is not to form a semiconductor device; filling the chamber with a cleaning gas, said cleaning gas comprising Cl<sub>2</sub> or a mixed gas of Cl<sub>2</sub> and a fluorine-based gas; and generating plasma from the cleaning gas; placing the first substrate with the conductive film, the insulating film and the semiconductor film in the cleaned chamber; and etching the conductive film in the cleaned chamber.

Yeh teaches a conductive etch chamber cleaning method wherein "The method further comprises the step of generating a plasma by applying RF energy to the first and second cleaning process gases, such as oxygen and chlorine gases, ..... If there is a sacrificial substrate (also known as a dummy wafer) positioned on the substrate holder 118 to protect the holder 118 from damage during the plasma cleaning operation, the power applied to the second electrode can be set between about 100 W and about 250W. Thus, the method is feasible at the wafer/waferless condition. The method further comprises the step of evacuating the first cleaning process gas from the chamber 100 between the first and the second time periods while maintaining the plasma" (paragraph 0027).

As discussed above Ye teaches BO<sub>x</sub> removal.

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the process of Hoefler by including a chamber cleaning step as described by Yeh because chamber cleaning with a dummy wafer is conventionally used in the art of conductor etch. One of ordinary skill in the art would

Art Unit: 1792

have been motivated to include a chamber cleaning step as described by Yeh in order to achieve high yield and maintain throughput.

It is noted that Hoefler is silent about cleaning the chamber between a first shape etching and a second shape etching. However, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the process of Hoefler to clean the chamber after any etching step including a first shape etching and a second shape etching because Yeh teaches cleaning after etching is desirable. One of ordinary skill in the art would have been motivated to clean after each etching step in order to avoid accumulation of contaminants on the chamber walls.

As to claims 4,13, it is noted that Hoefler is silent about a glass or quartz dummy wafer for the cleaning step, however, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the process of Hoefler to use a dummy substrate made of any material including glass or quartz which is compatible with the chamber and process chemistry because a dummy wafer is used only during cleaning. One of ordinary skill in the art would have been motivated to use glass or quartz in order to prevent introducing impurities in the chamber since glass or quartz ( $\text{SiO}_2$ ) is conventionally used as a material for gate material, also quartz is resistant to the cleaning chemistry, and glass or quartz wafers are readily available as dummy wafers.

***Claim Rejections - 35 USC § 103***

Claims 3, 6, 10, 14, are rejected under 35 U.S.C. 103(a) as being unpatentable over Hoefler et al. (US 2003/0222306) in view of Nakajima et al. (2002/0053674), Yeh et al. (US 2002/0162827) and further in view of Ye et al (US 5,756,400), Nallan et al. (US 2002/0137352) and Gabriel et al. (US 6,815,359).

It is noted that Hoefler and Yeh are silent about a fluorine containing gas for cleaning.

Nallan discloses "The use of the fluorine-containing etchant in combination with the more standard chlorine-comprising agent helps remove byproducts from the etch chamber walls, keeping the chamber walls cleaner".

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to further modify the process of Hoefler by adding CF<sub>4</sub>, NF<sub>3</sub> or SF<sub>6</sub> because Nallan teaches such mixtures are effective in removing byproducts from the etch chamber walls, keeping the chamber walls cleaner. One of ordinary skill in the art would have been motivated to add CF<sub>4</sub>, NF<sub>3</sub> or SF<sub>6</sub> in order to accelerate chamber cleaning when the chamber wall deposit contains silicon.

Yeh teaches polymer is removed with oxygen and Gabriel teaches "plasma etchant, such as, Cl.sub.2 /HBr-based plasmas for etching silicon-based conductors, Cl.sub.2 /BCl.sub.3 -based plasmas for etching metals, C.sub.4 F.sub.8 /O.sub.2 -based plasmas for etching inorganic dielectrics" (column 5, line 67)

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to expect the chamber deposits to contain BO<sub>x</sub> when the

Art Unit: 1792

etched top conductor is a metal because Gabriel teaches BCl<sub>3</sub> is conventionally used for metal conductor etching, and Yeh suggests contaminant deposits are accumulated during etching from the etch process. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to expect BO<sub>x</sub> as contaminants when BCl<sub>3</sub> and oxygen are used in the etch/clean processes.

***Claim Rejections - 35 USC § 103***

5. Claims 8-13, 22-28 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chow et al. (US 6,872,322) in view of Lui et al. (US 6,566,270), Nakajima et al. (2002/0053674), Ye et al (US 5,756,400) and Wolf (Silicon Processing for the VLSI Era, Volume 4- Deep Submicron Process Technology, Lattice Press, 2002, page 11).

Regarding claims 8, 22, 27, the references of Chow, Lui and Wolf have been discussed above.

Chow discloses a method for plasma cleaning a plasma etching chamber comprising the steps of:

placing a substrate having a first polysilicon layed conductive film and a second conductive film of tungsten silicide over the first conductive film within a chamber (col 11, lines 1-3)

etching the first conductive film and the second conductive film within the chamber

using an etching gas and cleaning the chamber with a plasma generated from Cl<sub>2</sub> or a mixed gas of Cl<sub>2</sub> and a fluorine-based gas after the first conductive film and the

second conductive film have been etched, etching the second conductive film within the cleaned chamber by repeating the etching step (col 10, lines 52-57; col 11, lines 1-20; fig. 3).

It is noted that Chow discloses the use of dummy wafers/substrates for seasoning the chamber, however, it is noted that Chow is silent about using a second substrate which is not to form a device conventionally known as a dummy substrate for cleaning the chamber.

Lui discloses dummy substrates are conventionally used for etch chamber cleaning (column 1, line 33).

Chow discloses forming a silicon oxide layer under the polysilicon and tungsten layers (col 8, lines 15-17). The oxide layer of Chow is a gate oxide deposited on top of a semiconductor film which forms the channel underneath the gate, as anyone with ordinary skill in the art would know that the semiconducting channel is formed on a "first" substrate. It is noted that Chow is silent about the formation of the transistor channel including the oxide layer being deposited on a conductive layer, however Wolf teaches p-wells or n-wells are conventionally used in device formation see figure 1-7 of Wolf (page 11). One of ordinary skill in the art would have been motivated to use p-wells or n-wells in order to form a twin-well CMOS structure as suggested by Wolf.

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the process of Chow to use a dummy substrate because dummy substrates are conventionally used for etch chamber cleaning. One of ordinary skill in the art would have been motivated to use a dummy substrate in order to



Art Unit: 1792

decouple the processes of chamber cleaning from etching when the substrate is sensitive to the cleaning byproducts.

Applicant does not specify what specific kind of etching is performed, it would appear that the chamber cleaning procedure and the etch step of Chow would be effective regardless of whether an insulating layer is present under the conducting layer or not, etching is usually performed on the topmost layer. It would also appear obvious to one of ordinary skill in the art at the time the invention was made that the sequence of layers positioned below the topmost layers of conductive films would not affect the chamber cleaning step since those layers are not exposed to the cleaning environment. Chow teaches the general concept of chamber cleaning for the purpose of increasing etch selectivity by reducing the concentration of unwanted species released from deposits on the chamber walls from a previous etch process performed within the same chamber.

It is noted that Chow fails to disclose cleaning includes removing BOx from an inner surface of the chamber

Ye discloses a method for cleaning a plasma etching apparatus comprising a step of cleaning an inner surface of a chamber with chlorine containing gas to remove BOx (Table 1)

Since Chow is directed to a step of cleaning a chamber using chlorine containing gas, one skilled in the art at the time the invention was made would have found it obvious to employ Chow cleaning step to remove Box from an inner surface of the chamber in view of Ye teaching because Ye discloses that the concept of using the

Art Unit: 1792

halogenated gas mixture to remove by-products is applicable to semiconductor processing chambers in general (col 6, lines 40-45)

It is noted that Chow is silent about cleaning the chamber between a first shape etching and a second shape etching. Nakajima teaches two step etching of conductive layers is conventionally performed on semiconductor devices (paragraph 0021)., it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the process of Chow to clean the chamber after any etching step including a first shape etching and a second shape etching because Chow teaches cleaning after etching is desirable. One of ordinary skill in the art would have been motivated to clean after each etching step in order to avoid accumulation of contaminants on the chamber walls.

As to claim 14, quartz is a well known material used in etch chambers. Chow discloses The enclosed chamber 30 has sidewalls 45 and a bottom wall 50 fabricated from any one of a variety of materials including metals, ceramics, glasses, polymers, and composite materials (column 5, line 25). Glasses include quartz.

Regarding claims 9, 23, Chow discloses using an ICP etching method (col 6, lines 35-40)

Regarding claim 10, 24, Chow discloses that the fluorine gas is CF<sub>4</sub> (col 9, lines 37- 40)

Regarding claims 11, 13, 25, 28, it is noted that Chow is silent about a glass or quartz dummy wafer for the cleaning step, however, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify

Art Unit: 1792

the process of Chow to use a dummy substrate made of any material including glass or quartz which is compatible with the chamber and process chemistry because a dummy wafer is used only during cleaning. One of ordinary skill in the art would have been motivated to use glass or quartz in order to prevent introducing impurities in the chamber since glass or quartz ( $\text{SiO}_2$ ) is conventionally used as a material for material fill or gate material, also quartz is resistant to the cleaning chemistry, and glass or quartz wafers are readily available as dummy wafers.

Regarding claims 12, 26, 27 Chow discloses adding oxygen gas to the cleaning plasma (col 9, lines 37-40) and cites "The present process allows etching of one or more layers on a substrate 25 and simultaneous cleaning of the plasma etching chamber 30 in which the etching process is performed, without stopping the etching process. In one or more of the etch process stages, a cleaning gas is added to the etchant gas in a volumetric ratio selected so that the etching residue formed in any one of the etching stages; or the residue formed in all of the etching stages is substantially entirely removed during the etching process. The etchant gas comprises one or more of  $\text{Cl}_{\text{sub.2}}$ ,  $\text{N}_{\text{sub.2}}$ ,  $\text{O}_{\text{sub.2}}$ , HBr, or  $\text{He--O}_{\text{sub.2}}$ ; and the cleaning gas comprises one or more of  $\text{NF}_{\text{sub.3}}$ ,  $\text{CF}_{\text{sub.4}}$ , or  $\text{SF}_{\text{sub.6}}$ . It has been discovered that combinations of these gases provide unique and unexpected etching and cleaning properties" (column 9, lines 1-14). Chow teaches that it has been discovered that combinations of these gases provide unique and unexpected etching and cleaning properties, it would have been obvious to one of ordinary skill in the art at the time the

invention was made to remove the etching component of the gas mixture during cleaning step while keeping the cleaning component of the gas mixture.

### ***Claim Rejections - 35 USC § 103***

Claims 15-21, 22-28, are rejected under 35 U.S.C. 103(a) as being unpatentable over Hoefler et al. (US 2003/0222306) in view of Yeh et al. (US 2002/0162827) Nakajima et al. (2002/0053674).and Suzawa et al. (US 2002/0171085).

Hoefler discloses "After forming and, optionally, patterning the gate dielectric 32, a conductive layer 34 is deposited by PVD, CVD, ALD, the like or combinations of the above. The conductive layer 34 is formed over both the logic region 21 and the NVM region 23 and portions of the conductive layer 34 will remain in each region after being patterned (e.g. etched). The conductive layer 34 can be any conductive material" (paragraph 0021).

It is noted Hoefler does not expressly disclose tungsten.

Suzawa teaches tungsten is a conductive material, citing ""Further, in the case where W (tungsten) film is used as the metal layer 1002a, by using a mixture gas of Cl.sub.2 (gas flow rate of 25 sccm) and CF.sub.4 (gas flow rate of 25 sccm) and O.sub.2 (gas flow rate of 10 sccm) or a mixture gas of Cl.sub.2 (gas flow rate of 12 sccm) and SF.sub.6 (gas flow rate of 6 sccm) and O.sub.2 (gas flow rate of 12 sccm) as an etching gas" (paragraph 0039).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the process of Hoefler to include tungsten as the conductive material and etch it by using Cl.sub.2 (gas flow rate of 12 sccm) and SF.sub.6 (gas flow rate of 6 sccm) and O.sub.2 (gas flow rate of 12 sccm) as an etching gas since the procedure is conventionally used in semiconductor processing. One of ordinary skill in the art would have been motivated to use tungsten in order to obtain a highly conductive film.

It is noted that Hoefler is silent about cleaning the chamber between a first shape etching and a second shape etching. However, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the process of Hoefler to clean the chamber after any etching step including a first shape etching and a second shape etching because Yeh teaches cleaning after etching is desirable. One of ordinary skill in the art would have been motivated to clean after each etching step in order to avoid accumulation of contaminants on the chamber walls.

As to claims 7, 24, see rejection of claims 3, 10, further in view of Nallan et al. (US 2002/0137352) above.

### ***Claim Rejections - 35 USC § 103***

6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 1, 2, 5, 7, 8, 9, 11, 12, 29, 30, 32, 50, 51, are rejected under 35 U.S.C. 103(a) as being unpatentable over Yamazaki et al. (US 2002/0048829) in view of Nakajima et al. (2002/0053674), Yeh et al. (US 2002/0162827) and Ye et al (US 5,756,400).

Regarding Claims 1, 2, 5, 7, 8, 9, 11, 12, 29, 30, 32, 50, 51, Yamazaki discloses a method for manufacturing a semiconductor device, the method comprising: forming a semiconductor film (101) over a first substrate (100); forming an insulating film (102) over the semiconductor film; forming conductive film(s) (103/104) over the semiconductor insulating film; the conductive layer is etched (paragraph 0012).

It is noted Yamazaki is silent about cleaning a chamber, the cleaning including comprising: placing a second substrate in the chamber, wherein said second substrate is not to form a semiconductor device; filling the chamber with a cleaning gas, said cleaning gas comprising Cl<sub>2</sub> or a mixed gas of Cl<sub>2</sub> and a fluorine-based gas; and generating plasma from the cleaning gas; placing the first substrate with the conductive film, the insulating film and the semiconductor film in the cleaned chamber; and etching the conductive film(s) in the cleaned chamber.

Yeh teaches a conductive etch chamber cleaning method wherein "The method further comprises the step of generating a plasma by applying RF energy to the first and second cleaning process gases, such as oxygen and chlorine gases, ..... If there is a sacrificial substrate (also known as a dummy wafer) positioned on the substrate holder 118 to protect the holder 118 from damage during the plasma cleaning operation, the power applied to the second electrode can be set between about 100 W and about

Art Unit: 1792

250W. Thus, the method is feasible at the wafer/waferless condition. The method further comprises the step of evacuating the first cleaning process gas from the chamber 100 between the first and the second time periods while maintaining the plasma" (paragraph 0027).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the process of Yamazaki by including a chamber cleaning step as described by Yeh because chamber cleaning with a dummy wafer is conventionally used in the art of conductor etch. One of ordinary skill in the art would have been motivated to include a chamber cleaning step as described by Yeh in order to achieve high yield and maintain throughput as suggested by Yeh. It would have been obvious to one of ordinary skill in the art at the time the invention was made, willing to accept the additional cleaning time, to perform the chamber cleaning step after each etch step. One of ordinary skill in the art would have been motivated to include a chamber cleaning step after each of the etching steps in order to achieve high yield and maintain throughput as suggested by Yeh.

It is noted that Chow fails to disclose cleaning includes removing BOx from an inner surface of the chamber

Ye discloses a method for cleaning a plasma etching apparatus comprising a step of cleaning an inner surface of a chamber with chlorine containing gas to remove BOx (Table 1 )

Since Chow is directed to a step of cleaning a chamber using chlorine containing gas, one skilled in the art at the time the invention was made would have

Art Unit: 1792

found it obvious to employ Chow cleaning step to remove Box from an inner surface of the chamber in view of Ye teaching because Ye discloses that the concept of using the halogenated gas mixture to remove by-products is applicable to semiconductor processing chambers in general (col 6, lines 40-45)

It is noted that Chow is silent about cleaning the chamber between a first shape etching and a second shape etching. However, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the process of Chow to clean the chamber after any etching step including a first shape etching and a second shape etching because Chow teaches cleaning after etching is desirable. One of ordinary skill in the art would have been motivated to clean after each etching step in order to avoid accumulation of contaminants on the chamber walls.

As to claim 6, quartz is a well known material used in etch chambers. Chow discloses The enclosed chamber 30 has sidewalls 45 and a bottom wall 50 fabricated from any one of a variety of materials including metals, ceramics, glasses, polymers, and composite materials (column 5, line 25). Glasses include quartz.

### ***Claim Rejections - 35 USC § 103***

Claims 4, 13, 34, are rejected under 35 U.S.C. 103(a) as being unpatentable over Yamazaki et al. (US 2002/0048829) in view of Yeh et al. (US 2002/0162827), Nakajima et al. (2002/0053674), Ye et al (US 5,756,400) and Saito et al. (US 6,221,200).



As to claims 4,13, it is noted that Yamazaki is silent about a glass or quartz dummy wafer for the cleaning step, Saito discloses "In order to solve the above problems, there was proposed a method which comprises fixing, in a plasma etching chamber, a material resistant to plasma etching as a dummy for a wafer, and generating a plasma in the chamber to remove the deposited silicon, etc. by etching. As the material resistant to plasma etching, usable as a dummy for a wafer, there were studied quartz, silicon carbide, graphite and the like" (column 2, line 5), it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the process of Yamazaki to use a dummy substrate made of any material including glass or quartz which is compatible with the chamber and process chemistry because a dummy wafer is used only during cleaning. One of ordinary skill in the art would have been motivated to use glass or quartz in order to prevent introducing impurities in the chamber since glass or quartz ( $\text{SiO}_2$ ) is conventionally used as a material for gate material, also quartz is resistant to the cleaning chemistry, and glass or quartz wafers are readily available as dummy wafers.

***Claim Rejections - 35 USC § 103***

Claims 3, 6, 10, 14, 31, 33, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, and 64-84, are rejected under 35 U.S.C. 103(a) as being unpatentable over Yamazaki et al. (US 2002/0048829) in view of Yeh et al. (US 2002/0162827), Nakajima et al. (2002/0053674) and Ye et al (US

Art Unit: 1792

5,756,400) and further in view of Nallan et al. (US 2002/0137352) and Gabriel et al. (US 6,815,359).

Yamazaki shows multiple devices are formed on the same substrate (figures 3(A-D)).

It is noted that Yamazaki and Yeh are silent about a fluorine containing gas for cleaning.

Nallan discloses "The use of the fluorine-containing etchant in combination with the more standard chlorine-comprising agent helps remove byproducts from the etch chamber walls, keeping the chamber walls cleaner".

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to further modify the process of Yamazaki by adding CF<sub>4</sub>, NF<sub>3</sub> or SF<sub>6</sub> because Nallan teaches such mixtures are effective in removing byproducts from the etch chamber walls, keeping the chamber walls cleaner. One of ordinary skill in the art would have been motivated to add CF<sub>4</sub>, NF<sub>3</sub> or SF<sub>6</sub> in order to accelerate chamber cleaning when the chamber wall deposit contains silicon.

It is noted Yamazaki is silent about BO<sub>x</sub> or etching with BCl<sub>3</sub>.

Yeh teaches polymer is removed with oxygen and Gabriel teaches "plasma etchant, such as, Cl<sub>2</sub>/HBr-based plasmas for etching silicon-based conductors, Cl<sub>2</sub>/BCl<sub>3</sub>-based plasmas for etching metals, C<sub>4</sub>F<sub>8</sub>/O<sub>2</sub>-based plasmas for etching inorganic dielectrics" (column 5, line 67)

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to expect the chamber deposits to contain BO<sub>x</sub> when the

Art Unit: 1792

etched top conductor is a metal because Gabriel teaches BCl<sub>3</sub> is conventionally used for metal conductor etching, and Yeh suggests contaminant deposits are accumulated during etching from the etch process. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to expect BO<sub>x</sub> as contaminants when BCl<sub>3</sub> and oxygen are used in the etch/clean processes.

As to claims 39, 41, 48, 49, 53, 55, 56, 63, see rejection in view of Saito et al. (US 6,221,200) above.

***Claim Rejections - 35 USC § 103***

7. Claims 29-35 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chow et al (US 6,872,322) in view of Ye et al (US 5,756,400) Nakajima et al. (2002/0053674) and of Lui et al. (US 6,566,270) and Wolf (Silicon Processing for the VLSI Era, Volume 4- Deep Submicron Process Technology, Lattice Press, 2002, page 11).

8. The references of Chow, Lui and Wolf have been discussed above.

Regarding claims 29, 35, Chow discloses a method for cleaning a plasma etching chamber comprising the steps of:

filling the chamber with Cl<sub>2</sub> and generating plasma from the Cl<sub>2</sub> to clean the chamber (col 11, lines 35-40), a ceiling of the chamber is made of transparent dielectric material, the ceiling is exposed to the inside of the chamber (col 6, lines 29-32; fig. 2), which reads on a exposed part of the chamber is made from quartz, applying a dielectric magnetic field through the ceiling/quartz and the electrode to generate plasma

Art Unit: 1792

(col 6, lines 30-54), etching residues are adhered to the chamber surface that includes the ceiling/quartz surface (col 11, lines 40-42).

Chow discloses forming a silicon oxide layer under the polysilicon and tungsten layers (col 8, lines 15-17).

Chow discloses forming a silicon oxide layer under the polysilicon and tungsten layers (col 8, lines 15-17). The oxide layer of Chow is a gate oxide deposited on top of a semiconductor film which forms the channel underneath the gate, as anyone with ordinary skill in the art would know that the semiconducting channel is formed on a "first" substrate. It is noted that Chow is silent about the formation of the transistor channel including the oxide layer being deposited on a conductive layer, however Wolf teaches p-wells or n-wells are conventionally used in device formation see figure 1-7 of Wolf (page 11). One of ordinary skill in the art would have been motivated to use p-wells or n-wells in order to form a twin-well CMOS structure as suggested by Wolf.

It is noted that Chow discloses the use of dummy wafers/substrates for seasoning the chamber, however, Chow is silent about using a second substrate which is not to form a device conventionally known as a dummy substrate.

Lui discloses dummy substrates are conventionally used for etch chamber cleaning (column 1, line 33).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the process of Chow to use a dummy substrate because dummy substrates are conventionally used for etch chamber cleaning. One of ordinary skill in the art would have been motivated to use a dummy substrate in order to

Art Unit: 1792

decouple the processes of chamber cleaning from etching when the substrate is sensitive to the cleaning byproducts. One of ordinary skill in the art would have been motivated to modify the method of Chow by performing cleaning independently of the etching step when the two processes result in undesirable effects on the substrate such as contamination or uncontrollable etch, the method of Chow could obviously be extended to process more delicate substrates, by performing independent etch and clean steps.

Applicant does not specify details of the kind of etching performed in applicant's claim 29, it would appear that the chamber cleaning procedure and the etch step of Chow would be effective regardless of whether an insulating layer is present under the conducting layer or not, etching is usually performed on the topmost layer. It would also appear obvious to one of ordinary skill in the art at the time the invention was made that the sequence of layers positioned below the topmost layers of conductive films would not affect the chamber cleaning step since those layers are not exposed to the cleaning environment.

It is noted that Chow is silent about cleaning the chamber between a first shape etching and a second shape etching. However, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the process of Chow to clean the chamber after any etching step including a first shape etching and a second shape etching because Chow teaches cleaning after etching is desirable. One of ordinary skill in the art would have been motivated to clean after each etching step in order to avoid accumulation of contaminants on the chamber walls.

It is noted that Chow fails to disclose cleaning includes removing BOx from an inner surface of the chamber

Ye discloses a method for cleaning a plasma etching apparatus comprising a step of cleaning an inner surface of a chamber with chlorine containing gas to remove BOx (Table 1)

Since Chow is directed to a step of cleaning a chamber using chlorine containing gas, one skilled in the art at the time the invention was made would have found it obvious to employ Chow cleaning step to remove Box from an inner surface of the chamber in view of Ye teaching because Ye discloses that the concept of using the halogenated gas mixture to remove by-products is applicable to semiconductor processing chambers in general (col 6, lines 40-45)

As to claim 35, Unlike the instant claimed invention as per claim 35, Chow fails to disclose that BOx/residue is adhered to the surface of the quartz and etching to remove Box from the chamber Ye discloses a method for cleaning a plasma etching apparatus comprising a step of cleaning an inner surface of a chamber with chlorine containing gas to remove BOx adhered to the chamber surface (Table 1)

Since Chow is concerned with an etching step using Cl<sub>2</sub>, one skilled in the art at the time the invention was made would have found it obvious that Chow etching step would have resulted in BOx/residue adhered to the surface of the chamber in view of Ye teaching because Ye discloses that during a chlorine base etch process, non-volatile contaminants are deposited on the chamber wall/inner surface of the chamber (col 7, lines 60-67, col 8, lines 1-5). One skilled in the art at the time the invention was made

Art Unit: 1792

would also have found it obvious to employ Chow cleaning step to remove Box from an inner surface of the chamber in view of Ye teaching because Ye discloses that the concept of using the halogenated gas mixture to remove by-products is applicable to semiconductor processing chambers in general (col 6, lines 40-45).

Regarding claim 30, Chow discloses using an ICP etching method (col 6, lines 35-40)

Regarding claim 31, Chow discloses that the fluorine gas is CF<sub>4</sub> (col 9, lines 37-40)

The limitation of claim 32, have been discussed above, Chow discloses adding oxygen gas to the cleaning plasma (col 9, lines 37-40), fig. 1d of Chow shows an island shaped semiconductor structure is formed.

Regarding claim 33, Chow discloses using a etching gas mixture of Cl<sub>2</sub>, SF<sub>6</sub> and oxygen (col 9, lines 36-51)

As to claim 34, the limitation of a quartz dummy wafer has been discussed above.

### ***Claim Rejections - 35 USC § 103***

9. Claims 36-42 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lu et al (US 6,352,081 ) in view Chow et al (US 6,872,322), Ye et al (US 5,756,400), Nakajima et al. (2002/0053674), Lui et al. (US 6,566,270), and Wolf (Silicon Processing for the VLSI Era, Volume 4- Deep Submicron Process Technology, Lattice Press, 2002, page 11).

10. The references of Chow, Lui and Wolf have been discussed above.

Lu discloses a method of cleaning processing chamber. The method comprises the steps of:

performing plasma etching using a gas containing  $\text{BCl}_3$  as an etching gas in the chamber (col 9, lines 50-55), changing/replacing the etching gas with  $\text{Cl}_2$  gas after the plasma etching (col 10, lines 60-65), generating plasma from the  $\text{Cl}_2$  (col 10, lines 63- 65), the chamber includes a quartz exposed to the inside of the chamber (col 7, lines 15-20; fig. 2C)

It is noted that Lu is silent about a conductive film.

Chow discloses forming a conductive film, a silicon oxide layer under the polysilicon and tungsten layers (col 8, lines 15-17).

Chow discloses forming a silicon oxide layer under the polysilicon and tungsten layers (col 8, lines 15-17). The oxide layer of Chow is a gate oxide deposited on top of a semiconductor film which forms the channel underneath the gate, as anyone with ordinary skill in the art would know that the semiconducting channel is formed on a "first" substrate. It is noted that Chow is silent about the formation of the transistor channel including the oxide layer being deposited on a conductive layer, however Wolf teaches p-wells or n-wells are conventionally used in device formation see figure 1-7 of Wolf (page 11). One of ordinary skill in the art would have been motivated to use p-wells or n-wells in order to form a twin-well CMOS structure as suggested by Wolf.

It is noted that Chow discloses the use of dummy wafers/substrates for seasoning the chamber, however, Lu and Chow are silent about using a second



Art Unit: 1792

substrate which is not to form a device conventionally known as a dummy substrate for chamber cleaning.

Lui discloses dummy substrates are conventionally used for etch chamber cleaning (column 1, line 33).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the modified process of Lu to use a dummy substrate because dummy substrates are conventionally used for etch chamber cleaning. One of ordinary skill in the art would have been motivated to use a dummy substrate in order to decouple the processes of chamber cleaning from etching when the substrate is sensitive to the cleaning byproducts. One of ordinary skill in the art would have been motivated to further modify the method of Lu by performing cleaning independently of the etching step when the two processes result in undesirable effects on the substrate such as contamination or uncontrollable etch, the method of Lu and Chow could obviously be extended to process more delicate substrates, by performing independent etch and clean steps.

Applicant does not specify details of the kind of etching performed in applicant's claim 36, it would appear that the chamber cleaning procedure and the etch step of Lu and Chow would be effective regardless of whether an insulating layer is present under the conducting layer or not, etching is usually performed on the topmost layer. It would also appear obvious to one of ordinary skill in the art at the time the invention was made that the sequence of layers positioned below the topmost layers of conductive films

would not affect the chamber cleaning step since those layers are not exposed to the cleaning environment.

It is noted that Lu is silent about cleaning the chamber between a first shape etching and a second shape etching. However, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the process of Lu to clean the chamber after any etching step including a first shape etching and a second shape etching because Lu teaches cleaning after etching is desirable. One of ordinary skill in the art would have been motivated to clean after each etching step in order to avoid accumulation of contaminants on the chamber walls.

It is noted that Lu fails to disclose cleaning includes removing BO<sub>x</sub> from an inner surface of the chamber

Ye discloses a method for cleaning a plasma etching apparatus comprising a step of cleaning an inner surface of a chamber with chlorine containing gas to remove BO<sub>x</sub> (Table 1)

Since Lu is directed to a step of cleaning a chamber using chlorine containing gas, one skilled in the art at the time the invention was made would have found it obvious to employ Lu cleaning step to remove BO<sub>x</sub> from an inner surface of the chamber in view of Ye teaching because Ye discloses that the concept of using the halogenated gas mixture to remove by-products is applicable to semiconductor processing chambers in general (col 6, lines 40-45)

Regarding claim 37, Lu discloses using an ICP etching method (col 8, lines 42-45)

Regarding claims 38-39, 41, Lu discloses that the fluorine gas is CF<sub>4</sub> (col 8, lines 49- 50), using a quartz plate in the chamber (col 8, lines 46-48)

Regarding claim 42, Lu discloses adding oxygen gas to the cleaning plasma (col 10, lines 62-64)

***Claim Rejections - 35 USC § 103***

11. Claims 43-56 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chow et al (US 6,872,322) in view of Lui et al. (US 6,566,270) Nakajima et al. (2002/0053674), and Wolf (Silicon Processing for the VLSI Era, Volume 4- Deep Submicron Process Technology, Lattice Press, 2002, page 11).

12. The references of Chow, Lui and Wolf have been discussed above.

Regarding claims 43- 48, the reference of Chow has been discussed above, it discloses manufacturing a semiconductor device by forming a semiconductor film over a substrate, and a conducting film (comprising at least two conductive layers )over the semiconductor film (Column 8, lines 8-18). Chow discloses cleaning the chamber with Cl<sub>2</sub>, N<sub>2</sub>, CF<sub>4</sub> and O<sub>2</sub> (column 9, line 40) plasma.

It is noted that Chow is silent about an insulating film between the semiconductor layer and the first conductive layer, however, Chow discloses forming a silicon oxide layer under the polysilicon and tungsten layers (col 8, lines 15-17). The oxide layer of Chow is a gate oxide deposited on top of a semiconductor film which forms the channel underneath the gate, as anyone with ordinary skill in the art would know that the semiconducting channel is formed on a "first" substrate. It is noted that

Art Unit: 1792

Chow is silent about the formation of the transistor channel including the oxide layer being deposited on a conductive layer, however Wolf teaches p-wells or n-wells are conventionally used in device formation see figure 1-7 of Wolf (page 11). One of ordinary skill in the art would have been motivated to use p-wells or n-wells in order to form a twin-well CMOPS structure as suggested by Wolf. It would appear that the etching/cleaning method of Chow would be effective even when an insulating layer is present in the film stack because the cleaning chemistry would react with the chamber walls regardless of the presence or absence of an insulating intermediate layer.

Fig. 1d of Chow shows an island shaped semiconductor structure is formed.

It is noted that Chow discloses the use of dummy wafers/substrates for seasoning the chamber, however, Lu and Chow are silent about using a second substrate which is not to form a device conventionally known as a dummy substrate.

Lui discloses dummy substrates are conventionally used for etch chamber cleaning (column 1, line 33).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the modified process of Lu to use a dummy substrate because dummy substrates are conventionally used for etch chamber cleaning. One of ordinary skill in the art would have been motivated to use a dummy substrate in order to decouple the processes of chamber cleaning from etching when the substrate is sensitive to the cleaning byproducts. One of ordinary skill in the art would have been motivated to further modify the method of Lu by performing cleaning independently of the etching step when the two processes result in undesirable effects

Art Unit: 1792

on the substrate such as contamination or uncontrollable etch, the method of Lu and Chow could obviously be extended to process more delicate substrates, by performing independent etch and clean steps.

Applicant does not specify details of the kind of etching performed in applicant's claim 43, it would appear that the chamber cleaning procedure and the etch step of Lu and Chow would be effective regardless of whether an insulating layer is present under the conducting layer or not, etching is usually performed on the topmost layer. It would also appear obvious to one of ordinary skill in the art at the time the invention was made that the sequence of layers positioned below the topmost layers of conductive films would not affect the chamber cleaning step since those layers are not exposed to the cleaning environment.

As to claim 49, Chow discloses  $\text{BCl}_3$  and  $\text{O}_2$  are conventionally used for etching (column 8, line 50-52), hence, it would have been obvious to one of ordinary skill in the art at the time the invention was made to expect Box to be included in the chamber walls in the deposit.

As to claims 50-56, it would have been obvious to one of ordinary skill in the art at the time the invention was made to perform the cleaning after any etching step including the conductive layer first etching step or the second etching step or after the first and second etching step because Chow teaches the concept of intermediate cleaning step and Lui teaches the concept of dummy wafer cleaning step, one of ordinary skill in the art would have been motivated to fine tune a cleaning step using the teachings of Chow and Lui to enhance the etching characteristics of a layer stack with

similar materials by routine experimentation including modifying the cleaning sequence, in order to obtain the best possible results according the specific layer stack.

***Claim Rejections - 35 USC § 103***

13. Claims 42, 49, 56, 62, 69 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chow et al (US 6,872,322) in view of Lui et al. (US 6,566,270), Lu et al (US 6,352,081), Izawa et al (US 6,842,658), Ye et al (US 5,756,400) , Nakajima et al. (2002/0053674), and Wolf (Silicon Processing for the VLSI Era, Volume 4- Deep Submicron Process Technology, Lattice Press, 2002, page 11)

Lu as modified by Izawa has been described above. Unlike the instant claimed invention as per claim 42, 49, 56, 62, 69, Lu and Izawa fails to disclose cleaning includes removing BOx from an inner surface of the chamber Ye discloses a method for cleaning a plasma etching apparatus comprising a step of cleaning an inner surface of a chamber with chlorine containing gas to remove BOx (Table 1 )

Since Lu is directed to a step of cleaning a chamber using chlorine containing gas, one skilled in the art at the time the invention was made would have found it obvious to employ Lu and Izawa cleaning step to remove Box from an inner surface of the chamber in view of Ye teaching because Ye discloses that the concept of using the halogenated gas mixture to remove by-products is applicable to semiconductor processing chambers in general (col 6, lines 40-45)

***Response to Arguments***

14. Applicant's arguments, see pages 24-36, filed 8/31/2007, with respect to the rejection(s) of claim(s) 1-84 under 35 USC § 103 have been fully considered and are persuasive in view of all the amendments to the independent claims. Therefore, the rejection has been withdrawn. However, upon further consideration, a new ground(s) of rejection is made in view of Ye et al (US 5,756,400) and Nakajima et al. (2002/0053674),

***Conclusion***

15. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Art Unit: 1792

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Mahmoud Dahimene whose telephone number is (571) 272-2410. The examiner can normally be reached on week days from 8:00 AM. to 5:00 PM..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nadine Norton can be reached on (571) 272-1465. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.



MD.

NADINE G. NORTON  
SUPERVISORY PATENT EXAMINER

